✦ LIBER ✦

A generalized algorithm for the capacitance extraction of 3D VLSI interconnects

✍ Scribed by Zhenhai Zhu; Wei Hong

Book ID: 114553528
Publisher: IEEE
Year: 1999
Tongue: English
Weight: 162 KB
Volume: 47
Category: Article
ISSN: 0018-9480
DOI: 10.1109/22.795079

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A novel dimension-reduction technique fo

A novel dimension-reduction technique for the capacitance extraction of 3-D VLSI interconnects

✍ Wei Hong; Wei-Kai Sun; Zhen-Hai Zhu; Hao Ji; Ben Song; Dai, W.W.-M. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 257 KB

A statistical algorithm for 3D capacitan

A statistical algorithm for 3D capacitance extraction

✍ Brambilla, A.; Maffezzoni, P. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 61 KB

A divide-and-conquer algorithm for 3-D c

A divide-and-conquer algorithm for 3-D capacitance extraction

✍ Weiping Shi; Fangqing Yu 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 453 KB

A novel modeling technique for efficient

A novel modeling technique for efficiently computing 3-D capacitances of VLSI multilevel interconnections-BFEM

✍ Hsin-Ming Hou; Chin-Shown Sheen; Ching-Yuan Wu 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 204 KB

PILOT: A fast algorithm for enhanced 3D

PILOT: A fast algorithm for enhanced 3D parasitic capacitance extraction efficiency

✍ Dipanjan Gope; Vikram Jandhyala 📂 Article 📅 2004 🏛 John Wiley and Sons 🌐 English ⚖ 256 KB

## Abstract Integral‐equation methodologies applied to extract parasitics for board, package, and on‐chip structures involve solving a dense system of equations. In this paper, we present an improved matrix‐compression technique for fast iterative solution of such dense systems, which applies QR de

An efficient algorithm for the parameter

An efficient algorithm for the parameter extraction of 3-D interconnect structures in the VLSI circuits: domain-decomposition method

✍ Zhenhai Zhu, ; Hao Ji, ; Wei Hong, 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 166 KB