✦ LIBER ✦

A gate duplication technique for timing optimization

✍ Scribed by Chunhong Chen; Chiying Tsui; M. Ahmadi

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Gate-size optimization under timing cons

✍ Sinha, D.; Hai Zhou 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 302 KB

A technique for cast duplication

✍ John D. Piro; V.Vladimir de Sa e Frias 📂 Article 📅 2003 🏛 Elsevier Science 🌐 English ⚖ 86 KB

Surgical Treatment for Lymphedema: Optim

✍ Ryan, Melissa; Campisi, Corrado Cesare; Boccardo, Francesco; Campisi, Corradino 📂 Article 📅 2013 🏛 Elsevier Science 🌐 English ⚖ 180 KB

A technique for duplicating a fixed comp

✍ Soni Prasad; Edward A. Monaco Jr 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 242 KB

Logic Gates as Repeaters (LGR) for Area-

✍ Moreinis, Michael; Morgenshtein, Arkadiy; Wagner, Israel A.; Kolodny, Avinoam 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 439 KB

A modeling technique for CMOS gates

✍ Chatzigeorgiou, A.; Nikolaidis, S.; Tsoukalas, I. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 474 KB