๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

A fast VLSI adder architecture

โœ Scribed by Srinivas, H.R.; Parhi, K.K.


Book ID
118253958
Publisher
IEEE
Year
1992
Tongue
English
Weight
495 KB
Volume
27
Category
Article
ISSN
0018-9200

No coin nor oath required. For personal study only.


๐Ÿ“œ SIMILAR VOLUMES


A VLSI architecture for RNS with MI adde
โœ Ferruccio Barsi; Enrico Martinelli ๐Ÿ“‚ Article ๐Ÿ“… 1991 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 718 KB
The complexity of a VLSI adder
โœ Robert B. Johnson Jr. ๐Ÿ“‚ Article ๐Ÿ“… 1980 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 234 KB