A fast processor for 3-d device simulation using systolic arrays
โ Scribed by Takashi Naritomi; Hirotomo Aso; Masayuki Kimura
- Publisher
- John Wiley and Sons
- Year
- 1991
- Tongue
- English
- Weight
- 661 KB
- Volume
- 22
- Category
- Article
- ISSN
- 0882-1666
No coin nor oath required. For personal study only.
๐ SIMILAR VOLUMES
## Abstract In this paper, we present a parallel threeโdimensional semiconductor device simulator for gradual heterojunction bipolar transistor. This simulator uses the driftโdiffusion transport model. The Poisson equation and continuity equations were discretized using a finite element method (FEM
A novel technique to accelerate the aggregation and disaggregation stages in evanescent plane wave methods is presented. The new method calculates the six plane wave radiation patterns from a multipole expansion (aggregation) and calculates the multipole expansion of an incoming field from the six p