A fast 32 K×8 CMOS static RAM with addre
✦ LIBER ✦
A fast 32 K×8 CMOS static RAM with address transition detection
✍ Scribed by Chen, C.-W.; Peng, J.-P.; Shyu, M.-Y.S.; Amundson, M.; Yu, J.C.
- Book ID
- 119798737
- Publisher
- IEEE
- Year
- 1987
- Tongue
- English
- Weight
- 699 KB
- Volume
- 22
- Category
- Article
- ISSN
- 0018-9200
No coin nor oath required. For personal study only.
📜 SIMILAR VOLUMES
A fast 8K × 8 mixed CMOS static RAM
✍
Shinohara, H.; Anami, K.; Yoshihara, T.; Kihara, Y.; Kohno, Y.; Akasaka, Y.; Kay
📂
Article
📅
1985
🏛
IEEE
🌐
English
⚖ 793 KB
An 11-ns 8K×18 CMOS static RAM with 0.5-
✍
Wong, D.T.; Adams, R.D.; Bhattacharyya, A.; Covino, J.; Gabric, J.A.; Lattimore,
📂
Article
📅
1988
🏛
IEEE
🌐
English
⚖ 822 KB
A 5-ns 32 K ×8/×9 bi-CMOS TTL SRAM with
✍
Shigeki Ohbayashi; Toru Shiomi; Ryuichi Matsuo; Tadashi Sumi; Hiroki Honda; Yosh
📂
Article
📅
1994
🏛
John Wiley and Sons
🌐
English
⚖ 843 KB