✦ LIBER ✦

A Distributed Canny Edge Detector: Algorithm and FPGA Implementation

✍ Scribed by Xu, Qian; Varadarajan, Srenivas; Chakrabarti, Chaitali; Karam, Lina J.

Book ID: 121839727
Publisher: IEEE
Year: 2014
Tongue: English
Weight: 872 KB
Volume: 23
Category: Article
ISSN: 1057-7149
DOI: 10.1109/TIP.2014.2311656

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

The Design and Implementation of Paralle

The Design and Implementation of Parallel Distributed Algorithm FIR Filter Based on FPGA

✍ Zhang, Bao Feng; Man, De Hu; Zhu, Jun Chao 📂 Article 📅 2012 🏛 Trans Tech Publications, Ltd. 🌐 English ⚖ 268 KB

Design and FPGA Implementation of Self-T

Design and FPGA Implementation of Self-Tuned Wave-Pipelined Filters with Distributed Arithmetic Algorithm

✍ G. Seetharaman; B. Venkataramani; G. Lakshminarayanan 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 401 KB

An efficient serial distributed arithmet

An efficient serial distributed arithmetic algorithm for FPGA implementation of digital up conversion

✍ T. Salim; J. Devlin; J. Whittington; M. I. Bhatti 📂 Article 📅 2005 🏛 John Wiley and Sons 🌐 English ⚖ 334 KB

Algorithm and FPGA implementation of int

Algorithm and FPGA implementation of interpolation-based soft output MMSE MIMO detector for 3GPP LTE

✍ Salari, Amin; Fakhraie, Sied Mehdi; Abbasfar, Aliazam 📂 Article 📅 2014 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 753 KB

[IEEE 2011 Digital Signal Processing and

[IEEE 2011 Digital Signal Processing and Signal Processing Education Meeting (DSP/SPE) - Sedona, AZ, USA (2011.01.4-2011.01.7)] 2011 Digital Signal Processing and Signal Processing Education Meeting (DSP/SPE) - A distributed Canny edge detector and its implementation on FPGA

✍ Xu, Qian; Chakrabarti, Chaitali; Karam, Lina J. 📂 Article 📅 2011 🏛 IEEE ⚖ 691 KB

A Real-Time Edge Detector: Algorithm and

A Real-Time Edge Detector: Algorithm and VLSI Architecture

✍ Fahad M. Alzahrani; Tom Chen 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 698 KB

## Algorithm and VLSI Architecture n this paper we present a very large scale integration (VLSI) architecture of a new edge detection algorithm, which has a very regular computational structure. The new algorithm detects Iweak edges and produces single-pixel localized edges. Due to its highly pipe