## Abstract This novel digitally defined transmitter without digitalβtoβanalog converters is based on Class E amplifiers' ability to transform a digital input signal into an analog RF output signal. The validity of the system is proven by successful demodulation of a QPSK signal generated by the tr
A digital predistorter for wireless transmitters
β Scribed by D. Bondar; D. Budimir
- Publisher
- John Wiley and Sons
- Year
- 2009
- Tongue
- English
- Weight
- 206 KB
- Volume
- 19
- Category
- Article
- ISSN
- 1096-4290
No coin nor oath required. For personal study only.
β¦ Synopsis
A novel digital baseband predistorter with improved reduction of spectral regrowth is proposed and investigated. The improvements are achieved by using a proposed predistortion technique and extended power amplifier (PA) fundamental-frequency modeling. The digital baseband predistortion (DPD), known for its simplicity of realization, low cost and integrability; however, it suffers from poor linearizing performances. We incorporate baseband iterative injection of in-band distortion components into the baseband DPD to enhance the nonlinearity compensation. General formulas for the fundamental-frequency output of a PA with n-order nonlinearity and recursive formulas for calculating the injected components for different number of iterations are developed. The proposed iterative digital baseband predistorter is verified experimentally with a wireless PA and measured results are presented to demonstrate feasibility of the proposed concept. The spectral regrowth suppression of 20 dB is achieved for a 3.5 MHz digitally modulated signal. V
π SIMILAR VOLUMES
## Abstract This article presents a millimeterβwave (MMW) transmitter linearization using predistortion IF amplifier. The predistortion IF amplifier was designed in 0.18βΞΌm CMOS technology at 2.4 GHz. It can provide predistortion function at IF port to linearize the whole MMW transmitter. The 42βGH
## Abstract We have designed a linear power amplifier for a VHF frequencyβhopping (FH) transmitter using an adaptive predistortion linearizer. We employed an analog polynomial linearizer as a predistorter. In the predistortion linearizer, the recursive least squares (RLS) algorithm is employed for
## Abstract We investigate on linearization performance of a digital predistortion (DPD) linearization technique based on the low memory power amplifier (PA) for wideband signals. The low memory PA is implemented using a 90W PEP LDMOSFET at 2.14 GHz, and an envelope short matching topology is appli
## Abstract This paper presents the new architecture of an adaptive predistortion linearizer. In the proposed linearizer, most of the processes, including the predistortion, are performed with a digital signal processor (DSP). The recursive least squares (RLS) algorithm is employed for the optimiza