𝔖 Bobbio Scriptorium

✦ LIBER ✦

A digital architecture employing stochasticism for the simulation of Hopfield neural nets

✍ Scribed by Van Den Bout, D.E.; Miller, T.K., III

Book ID: 114559808
Publisher: IEEE
Year: 1989
Weight: 561 KB
Volume: 36
Category: Article
ISSN: 0098-4094
DOI: 10.1109/31.31321

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A new architecture for the automatic des

A new architecture for the automatic design of custom digital neural network

✍ W. Fornaciari; F. Salice 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 657 KB

[IEEE Neural Networks for Signal Process

[IEEE Neural Networks for Signal Processing 1991 IEEE Workshop - Princeton, NJ, USA (30 Sept.-1 Oct. 1991)] Neural Networks for Signal Processing Proceedings of the 1991 IEEE Workshop - A time-derivative neural net architecture-an alternative to the time-delay neural net architecture

✍ Paliwal, K.K. 📂 Article 📅 1991 🏛 IEEE ⚖ 452 KB

[IEEE Comput. Soc Ninth Euromicro Worksh

[IEEE Comput. Soc Ninth Euromicro Workshop on Parallel and Distributed Processing - Mantova, Italy (7-9 Feb. 2001)] Proceedings Ninth Euromicro Workshop on Parallel and Distributed Processing - A smart memory architecture for the efficient support of artificial neural nets

✍ Grosspietsch, K.-E.; Buddefeld, J. 📂 Article 📅 2001 🏛 IEEE Comput. Soc 🌐 English ⚖ 508 KB

[IEEE BMAS 2005. 2005 IEEE International

[IEEE BMAS 2005. 2005 IEEE International Behavioral Modeling and Simulation Workshop, 2005. - San Jose, CA, USA (Sept. 22-23, 2005)] BMAS 2005. Proceedings of the 2005 IEEE International Behavioral Modeling and Simulation Workshop, 2005. - A multiple-rotating-clock-phase architecture for digital data recovery circuits using verilog-A

✍ Ahmed, S.I.; Kwasniewski, T.A. 📂 Article 📅 2005 🏛 IEEE ⚖ 702 KB

[IEEE 2012 IEEE Custom Integrated Circui

[IEEE 2012 IEEE Custom Integrated Circuits Conference - CICC 2012 - San Jose, CA, USA (2012.09.9-2012.09.12)] Proceedings of the IEEE 2012 Custom Integrated Circuits Conference - SpiNNaker: A multi-core System-on-Chip for massively-parallel neural net simulation

✍ Painkras, Eustace; Plana, Luis A.; Garside, Jim; Temple, Steve; Davidson, Simon; 📂 Article 📅 2012 🏛 IEEE ⚖ 958 KB