✦ LIBER ✦

A cryogenic 10-bit successive approximation register analog-to-digital converter design with modified device model

✍ Scribed by Zhao, Yi-qiang; Yang, Ming; Zhao, Hong-liang

Book ID: 121620523
Publisher: Chinese Electronic Periodical Services
Year: 2013
Tongue: English
Weight: 764 KB
Volume: 18
Category: Article
ISSN: 1007-1172
DOI: 10.1007/s12204-013-1436-8

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 9-bit 80 MS/s Successive Approximation

A 9-bit 80 MS/s Successive Approximation Register Analog-to-Digital Converter With a Capacitor Reduction Technique

✍ Young-Kyun Cho, ;Young-Deuk Jeon, ;Jae-Won Nam, ;Jong-Kee Kwon, 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 804 KB

[IEEE 2011 3rd Asia Symposium on Quality

[IEEE 2011 3rd Asia Symposium on Quality Electronic Design (ASQED 2011) - Kuala Lumpur, Malaysia (2011.07.19-2011.07.20)] 2011 3rd Asia Symposium on Quality Electronic Design (ASQED) - 0.18um low voltage 12-bit successive-approximation-register analog-to-digital converter (SAR ADC)

✍ Mei Yee Ng, 📂 Article 📅 2011 🏛 IEEE ⚖ 773 KB

[IEEE 2009 International SoC Design Conf

[IEEE 2009 International SoC Design Conference (ISOCC) - Busan, Korea (South) (2009.11.22-2009.11.24)] 2009 International SoC Design Conference (ISOCC) - A time-based successive approximation register analog-to-digital converter using a pulse width modulation technique with a single capacitor

✍ Young-Hwa Kim, ; SeongHwan Cho, 📂 Article 📅 2009 🏛 IEEE ⚖ 264 KB

[IEEE 2009 IEEE International Symposium

[IEEE 2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009 - Taipei, Taiwan (2009.05.24-2009.05.27)] 2009 IEEE International Symposium on Circuits and Systems - An ultra-low-power 10-Bit 100-kS/s successive-approximation analog-to-digital converter

✍ Lotfi, Reza; Majidi, Rabeeh; Maymandi-Nejad, Mohammad; Serdijn, Wouter A. 📂 Article 📅 2009 🏛 IEEE ⚖ 697 KB

[IEEE ISCAS 2001. The 2001 IEEE Internat

[IEEE ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems - Sydney, NSW, Australia (6-9 May 2001)] ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196) - A 1-V, 10-bit rail-to-rail successive approximation analog-to-digital converter in standard 0.18 μm CMOS technology

✍ Fayomi, C.J.B.; Roberts, G.W.; Sawan, M. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 454 KB