✦ LIBER ✦

A configurable ROM circuit for use in gate arrays

✍ Scribed by Ueda, M.; Sakashita, K.; Arakawa, T.; Okazaki, K.; Asai, S.; Kuramitsu, Y.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An architecture for electrically configu

✍ El Gamal, A.; Greene, J.; Reyneri, J.; Rogoyski, E.; El-Ayat, K.A.; Mohsen, A. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 550 KB

A high-speed BiCMOS gate array using bic

✍ Masao Suzuki; Tadao Nagatsuma; Eiichi Sano; Yoshiji Kobayashi; Chikara Yamaguchi 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 689 KB

A new circuit configuration for a single

✍ Meusburger, G. 📂 Article 📅 1977 🏛 IEEE 🌐 English ⚖ 720 KB

Mathematical model of gate-turn-off thyr

✍ Tseng, K.J.; Palmer, P.R. 📂 Article 📅 1994 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 699 KB

A novel aperture isolation circuit for u

✍ Jacomb-Hood, A.W.; Booth, M.S.; Houston, D.E.; Alcorn, T. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 1000 KB

A programmable gate array based integrat

✍ Mallett, C.T.; Tomkins, J.W.; Nagra, A.S.T. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 566 KB