✦ LIBER ✦

A CMOS gate array with 600 Mb/s simultaneous bidirectional I/O circuits

✍ Scribed by Takahashi, T.; Uchida, M.; Yoshino, R.; Yamamoto, M.; Kitamura, N.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Stacked silicon CMOS circuits with a 40-

✍ Vendier, O.; Bond, S.W.; Myunghee Lee; Sungyung Jung; Brooke, M.; Jokerst, N.M.; 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 63 KB

A 32-Mb chain FeRAM with segment/stitch

✍ Shiratake, S.; Miyakawa, T.; Takeuchi, Y.; Ogiwara, R.; Kamoshida, M.; Hoya, K.; 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 962 KB

[IEEE IEEE International Solid-State Cir

✍ Nogami, K.; El Gamal, A. 📂 Article 📅 1994 🏛 IEEE ⚖ 245 KB

[IEEE Bipolar Circuits and Technology Me

✍ Horiuchi, T.; Sakai, I.; Yamazaki, K.; Kudoh, O.; Okumura, K. 📂 Article 📅 1990 🏛 IEEE ⚖ 262 KB

[IEEE 2004 IEEE International Solid-Stat

✍ Woo-Seop Kim, ; Jung-Hwan Choi, ; Jin-Hyun Kim, ; Sung-Bum Cho, ; Chang-Hyun Kim 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 495 KB

[IEEE 2001 IEEE International Solid-Stat

✍ Khoman Phang, ; Johns, D.A. 📂 Article 📅 2001 🏛 IEEE ⚖ 409 KB