In this paper, we present a new design methodology for transimpedance amplifiers which allows us to impro¨e the yield of an optical recei¨er by reducing its sensiti¨ity to the photodiode and interconnection line parameters. The proposed methodology does not require statistical analyses, and can be i
A bandwidth-compensated transimpedance amplifier for multigigabit optical receivers
✍ Scribed by F. Centurelli; R. Luzzi; G. Scotti; A. Trifiletti
- Publisher
- John Wiley and Sons
- Year
- 2001
- Tongue
- English
- Weight
- 117 KB
- Volume
- 30
- Category
- Article
- ISSN
- 0895-2477
- DOI
- 10.1002/mop.1226
No coin nor oath required. For personal study only.
✦ Synopsis
Abstract
In this paper, a transimpedance amplifier with an automatic bandwidth compensation circuit is presented. The proposed topology includes a transimpedance amplifier which features a bandwidth control input, and a replica bias circuit to sense the active device dc parameter variations. A Monte Carlo analysis shows a 140 MHz bandwidth variation around 8.1 GHz when a ±50% variation is considered for the transconductance and threshold voltage of the HEMT devices. The same simulation shows a 490 MHz bandwidth variation if the compensation circuit is removed. © 2001 John Wiley & Sons, Inc. Microwave Opt Technol Lett 30: 79–81, 2001.
📜 SIMILAR VOLUMES
A technology-independent design solution, based on induc-ti¨e peaking and feedback techniques, is described and applied to the design of GaAs integrated amplifiers for optical recei¨ers. Transimpedance and gain peaking amplifiers are cascaded to increase the gain and to reduce the effect of the phot
In this paper, we present a new topology for a transimpedance amplifier that allows postfabrication bandwidth adjustment by using a control ¨oltage between the ground and the supply le¨el. Simulated results using HEMT and HBT technologies show a significant ( ) bandwidth enhancement 25᎐45% with a ne
## Abstract A transimpedance amplifier (TIA), using the combination of the shunt‐feedback topology with the regulated‐cascode input stage and broadband matching network, is designed and implemented in a 0.13‐μm CMOS technology. The proposed TIA achieves a 3‐dB bandwidth of 7.5 GHz, transimpedance g