𝔖 Bobbio Scriptorium

✦ LIBER ✦

A 3.2-GHz second-order delta-sigma modulator implemented in InP HBT technology

✍ Scribed by Jensen, J.F.; Raghavan, G.; Cosand, A.E.; Walden, R.H.

Book ID: 119774417
Publisher: IEEE
Year: 1995
Tongue: English
Weight: 834 KB
Volume: 30
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.466070

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Delta-sigma modulator with a 50-MHz samp

Delta-sigma modulator with a 50-MHz sampling rate implemented in 0.18-μm CMOS technology

✍ A. S. Korotkov; M. M. Pilipko; D. V. Morozov; J. Hauer 📂 Article 📅 2010 🏛 Springer 🌐 English ⚖ 646 KB

[IEEE 2012 IEEE International Solid- Sta

[IEEE 2012 IEEE International Solid- State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2012.02.19-2012.02.23)] 2012 IEEE International Solid-State Circuits Conference - A 20mW 61dB SNDR (60MHz BW) 1b 3rd-order continuous-time delta-sigma modulator clocked at 6GHz in 45nm CMOS

✍ Srinivasan, Venkatesh; Wang, Victoria; Satarzadeh, Patrick; Haroun, Baher; Corsi 📂 Article 📅 2012 🏛 IEEE ⚖ 295 KB

[IEEE 2012 IEEE International Solid- Sta

[IEEE 2012 IEEE International Solid- State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2012.02.19-2012.02.23)] 2012 IEEE International Solid-State Circuits Conference - A 14.2mW 2.55-to-3GHz cascaded PLL with reference injection, 800MHz delta-sigma modulator and 255fsrms integrated jitter in 0.13μm CMOS

✍ Park, Dongmin; Cho, SeongHwan 📂 Article 📅 2012 🏛 IEEE ⚖ 303 KB