𝔖 Bobbio Scriptorium

✦ LIBER ✦

A 256-kbit flash E/SUP 2/PROM using triple-polysilicon technology

✍ Scribed by Masuoka, F.; Asano, M.; Iwahashi, H.; Komuro, T.; Tozawa, N.; Tanaka, S.

Book ID: 119798740
Publisher: IEEE
Year: 1987
Tongue: English
Weight: 707 KB
Volume: 22
Category: Article
ISSN: 0018-9200
DOI: 10.1109/jssc.1987.1052771

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 256-kbit flash E2PROM using triple-pol

A 256-kbit flash E2PROM using triple-polysilicon technology: F Masuoka, M Asano, H Iwahashi, T Komuro, N Tozawa, S Tanaka (Toshiba Corp., Kawasaki, Japan) IEEE J. Solid State Circuits (USA) vol. SC-22, no. 4, pp. 548–552 (Aug. 1987)

📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 59 KB

[IEEE 1994 VLSI Technology Symposium - H

[IEEE 1994 VLSI Technology Symposium - Honolulu, HI, USA (7-9 June 1994)] Proceedings of 1994 VLSI Technology Symposium - A novel 3 volts-only, small sector erase, high density flash E/sup 2/PROM

✍ Kianian, S.; Levi, A.; Lee, D.; Yaw-Wen Hu, 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 207 KB

[IEEE 1992 Symposium on VLSI Technology

[IEEE 1992 Symposium on VLSI Technology Digest of Technical Papers - Seattle, WA, USA (2-4 June 1992)] 1992 Symposium on VLSI Technology Digest of Technical Papers - A 0.72 mu m/sup 2/ recessed STC (RSTC) technology for 256 Mbit DRAMs using quarter-micron phase-shift lithography

✍ Sagara, K.; Kure, T.; Shukuri, S.; Yugami, J.; Hasegawa, N.; Shinriki, H.; Goto, 📂 Article 📅 1992 🏛 IEEE ⚖ 291 KB