✦ LIBER ✦

A 2.4 GHz Quadrature-Input Programmable Fractional Frequency Divider

✍ Scribed by Chang, Ka Fai; Cheng, Kwok-Keung M.

Book ID: 119998958
Publisher: IEEE
Year: 2011
Tongue: English
Weight: 628 KB
Volume: 21
Category: Article
ISSN: 1531-1309
DOI: 10.1109/LMWC.2010.2089046

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 2.4-GHz ring-oscillator-based CMOS fre

A 2.4-GHz ring-oscillator-based CMOS frequency synthesizer with a fractional divider dual-PLL architecture

✍ Zhinian Shu; Ka Lok Lee; Leung, B.H. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 705 KB

A 15-GHz broad-band /spl divide/2 freque

A 15-GHz broad-band /spl divide/2 frequency divider in 0.13-/spl mu/m CMOS for quadrature generation

✍ A. Bonfanti; A. Tedesco; C. Samori; A. Lacaita 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 319 KB

A 44-μW 4.3-GHz injection-locked frequen

A 44-μW 4.3-GHz injection-locked frequency divider with 2.3-GHz locking range

✍ Yamamoto, K.; Fujishima, M. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 597 KB

A 5.5-GHz 1-mW Full-Modulus-Range Progra

A 5.5-GHz 1-mW Full-Modulus-Range Programmable Frequency Divider in 90-nm CMOS Process

✍ Chi-Sheng Lin; Ting-Hsu Chien; Chin-Long Wey 📂 Article 📅 2011 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 767 KB

A 2.4-GHz monolithic fractional-N freque

A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier

✍ Keliu Shu; Sanchez-Sinencio, E.; Silva-Martinez, J.; Embabi, S.H.K. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 640 KB

A 58-GHz wide-locking range CMOS direct

A 58-GHz wide-locking range CMOS direct injection-locked frequency divider using input-power-matching technique

✍ Chang-Zhi Chen; Wei-Lun Hsu; Yo-Sheng Lin 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 734 KB

## Abstract A 58‐GHz (V‐band) CMOS direct injection‐locked frequency‐divider (DILFD) using input‐power‐matching technique for locking‐range enhancement is reported for the first time. In an input‐power‐matching technique, an inductive input‐matching‐network is added to the gate of the NMOS switch t