✦ LIBER ✦

A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO

✍ Scribed by Chun-Huat Heng; Bang-Sup Song

Book ID: 111901277
Publisher: IEEE
Year: 2003
Tongue: English
Weight: 582 KB
Volume: 38
Category: Article
ISSN: 0018-9200
DOI: 10.1109/jssc.2003.811872

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A CMOS VCO Architecture Suitable for Sub

A CMOS VCO Architecture Suitable for Sub-1 Volt High-Frequency (8.7–10 GHz) RF Applications

✍ Ahmed H. Mostafa; Mourad N. El-Gamal 📂 Article 📅 2003 🏛 Springer 🌐 English ⚖ 335 KB

A 2.4-GHz monolithic fractional-N freque

A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier

✍ Keliu Shu; Sanchez-Sinencio, E.; Silva-Martinez, J.; Embabi, S.H.K. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 640 KB

A 2 mW, 55.8-GHz CMOS injection-locked f

A 2 mW, 55.8-GHz CMOS injection-locked frequency divider with 7.1-GHz locking range

✍ Wei-Lun Hsu; Chang-Zhi Chen; Yo-Sheng Lin 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 260 KB

## Abstract A low‐power and wide‐locking‐range 55.8‐GHz (V‐band) injection‐locked frequency‐divider (ILFD) using standard 0.13 μm CMOS technology is reported. To enhance locking range, a shunt inductor was introduced in the source node of the cross‐coupled pair to maximize the equivalent load imped

[IEEE 2000 Symposium on VLSI Circuits. D

[IEEE 2000 Symposium on VLSI Circuits. Digest of Technical Papers - Honolulu, HI, USA (15-17 June 2000)] 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103) - A 2-V 1.8-GHz fully-integrated CMOS dual-loop frequency synthesizer

✍ Kan, T.K.K.; Luong, H.C. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 390 KB