✦ LIBER ✦

A 13-bit, 2.2-MS/s, 55-mW multibit cascade ΣΔ modulator in CMOS 0.7-μm single-poly technology

✍ Scribed by Medeiro, F.; Perez-Verdu, B.; Rodriguez-Vazquez, A.

Book ID: 119775360
Publisher: IEEE
Year: 1999
Tongue: English
Weight: 557 KB
Volume: 34
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.766809

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 1-V, 82-dB, 2.5-MS/s, single loop, sin

A 1-V, 82-dB, 2.5-MS/s, single loop, single bit delta-sigma modulator in 0.13-μm CMOS technology

✍ Yonghong Tao; Libin Yao; Yong Lian 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 581 KB

Using CAD tools for shortening the desig

Using CAD tools for shortening the design cycle of high-performance sigma–delta modulators: A 16·4 bit, 9·6 kHz, 1·71 mW ΣΔM in CMOS 0·7 μm technology

✍ Medeiro, Fernando; Pérez-Verdú, Belén; De La Rosa, José M.; Rodríguez-Vázquez, Á 📂 Article 📅 1997 🏛 John Wiley and Sons 🌐 English ⚖ 375 KB 👁 1 views

This paper uses a CAD methodology proposed by the authors to design a low-power second-order M. This modulator has been fabricated in a 0•7 m CMOS technology to be used as the front-end of an energy-metering mixed-signal ASIC and features 16•4 bit at a digital output rate of 9•6 kHz with a power con

[IEEE 2012 IEEE International Solid- Sta

[IEEE 2012 IEEE International Solid- State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2012.02.19-2012.02.23)] 2012 IEEE International Solid-State Circuits Conference - A 14.2mW 2.55-to-3GHz cascaded PLL with reference injection, 800MHz delta-sigma modulator and 255fsrms integrated jitter in 0.13μm CMOS

✍ Park, Dongmin; Cho, SeongHwan 📂 Article 📅 2012 🏛 IEEE ⚖ 303 KB