✦ LIBER ✦

A 1-Mbit BiCMOS DRAM using temperature-compensation circuit techniques

✍ Scribed by Kitsukawa, G.; Itoh, K.; Hori, R.; Kawajiri, Y.; Watanabe, T.; Kawahara, T.; Matsumoto, T.; Kobayashi, Y.

Book ID: 119774127
Publisher: IEEE
Year: 1989
Tongue: English
Weight: 607 KB
Volume: 24
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.32013

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

High-speed sense circuit techniques for

High-speed sense circuit techniques for a 1-mbit BiCMOS cache SRAM

✍ Akihiko Emori; Kunihiko Suzuki; Seigoh Yukutake; Sadayuki Ookuma; Kinya Mitumoto 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 152 KB

This paper describes a high-speed and low-power 1-Mbit BiCMOS cache SRAM sense circuit fabricated using a 0.5-mm BiCMOS process technology. By using the quasi-6 module structure, switching between 18-and 36-bit output can be carried out without access delay. Because of the development of a sense cir

[IEEE 1996 IEEE International Symposium

[IEEE 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96 - Atlanta, GA, USA (12-15 May 1996)] 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96 - A temperature compensated 100 MHz to 1 GHz variable gain amplifier in a 8 GHz 1.2 μm BiCMOS process

✍ Hakkinen, J.; Rahkonen, T.; Kostamovaara, J. 📂 Article 📅 1996 🏛 IEEE ⚖ 333 KB

[IEEE 2010 10th IEEE International Confe

[IEEE 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT) - Shanghai, China (2010.11.1-2010.11.4)] 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology - A Low Dropout regulator using current buffer compensation technique

✍ Lin, Yeong-Tsair; Wu, Chi-Cheng; Jen, Mei-Chu; Wu, Dong-Shiuh; Wu, Zhe-Wei 📂 Article 📅 2010 🏛 IEEE ⚖ 406 KB