✦ LIBER ✦

2-D Compact Model for Drain Current of Fully Depleted Nanoscale GeOI MOSFETs for Improved Analog Circuit Design

✍ Scribed by Mondal, Chandrima; Biswas, Abhijit

Book ID: 121467326
Publisher: IEEE
Year: 2013
Tongue: English
Weight: 898 KB
Volume: 60
Category: Article
ISSN: 0018-9383
DOI: 10.1109/TED.2013.2270085

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Analytical modeling of drain current and

Analytical modeling of drain current and RF performance for double-gate fully depleted nanoscale SOI MOSFETs

✍ Sharma, Rajiv; Pandey, Sujata; Jain, Shail Bala 📂 Article 📅 2012 🏛 IOP Publishing 🌐 English ⚖ 416 KB

An accurate 2-D model for transconductan

An accurate 2-D model for transconductance-to-current ratio and drain conductance of vertical surrounding-gate (VSG) MOSFETs for microwave circuit applications

✍ Abhinav Kranti; Rashmi; S. Haldar; R. S. Gupta 📂 Article 📅 2001 🏛 John Wiley and Sons 🌐 English ⚖ 289 KB

## Abstract An accurate analytical model for the transconductance‐to‐current ratio (__g~m~__/__I~ds~__), current–voltage characteristics, and drain conductance is developed for a vertical surrounding‐gate (VSG) MOSFET based on the solution of the 2‐D Poisson's equation. The dependence of __g~m~__/_

[IEEE 2003 IEEE International Conference

[IEEE 2003 IEEE International Conference on Robotics and Automation (Cat No 03CH37422) SOI-03) - Newport Beach, CA, USA (2003.10.2-2003.10.2)] 2003 IEEE International Conference on Robotics and Automation (Cat No 03CH37422) SOI-03) - High temperature DC characterization of fully-depleted 0.5 /spl mu/m SOS-CMOS MOSFETs for analog circuit design

✍ Ericson, ; Britton, ; Rochelle, ; Blalock, ; Williamson, ; Greenwell, ; Schultz, 📂 Article 📅 2003 🏛 IEEE ⚖ 182 KB