✦ LIBER ✦

1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS

✍ Scribed by Mutoh, S.; Douseki, T.; Matsuya, Y.; Aoki, T.; Shigematsu, S.; Yamada, J.

Book ID: 119774364
Publisher: IEEE
Year: 1995
Tongue: English
Weight: 813 KB
Volume: 30
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.400426

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A CMOS subbandgap reference circuit with

A CMOS subbandgap reference circuit with 1-v power supply voltage

✍ Doyle, J.; Young Jun Lee; Yong-Bin Kim; Wilsch, H.; Lombardi, F. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 257 KB

Variable supply-voltage scheme for low-p

Variable supply-voltage scheme for low-power high-speed CMOS digital design

✍ Kuroda, T.; Suzuki, K.; Mita, S.; Fujita, T.; Yamane, F.; Sano, F.; Chiba, A.; W 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 331 KB

A high-speed, low-power SOI CMOS circuit

A high-speed, low-power SOI CMOS circuit with variable threshold voltages

✍ Hisayuki Higuchi; Takahide Ikeda 📂 Article 📅 2001 🏛 John Wiley and Sons 🌐 English ⚖ 276 KB

Use of multiple-valued logic with 1.9-V

Use of multiple-valued logic with 1.9-V operational power supply to obtain a high-speed current-mode logic circuit

✍ Yasuhiro Sugimoto 📂 Article 📅 1996 🏛 John Wiley and Sons 🌐 English ⚖ 635 KB

This paper proposes a new construction of bipolar current-mode (CML) logic circuits based on the multiple-valued logic concept. Applying the multiple-valued logic concept, the new logic function, which can replace the conventional stack logic circuit and can be operated by a low supply voltage, can

Overview on ESD protection design for mi

Overview on ESD protection design for mixed-voltage I/O interfaces with high-voltage-tolerant power-rail ESD clamp circuits in low-voltage thin-oxide CMOS technology

✍ Ming-Dou Ker; Wei-Jen Chang 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 729 KB

[Japan Soc. Applied Phys 1995 Symposium

[Japan Soc. Applied Phys 1995 Symposium on VLSI Circuits. Digest of Technical Papers - Kyoto, Japan (8-10 June 1995)] Digest of Technical Papers., Symposium on VLSI Circuits. - An on-chip high-voltage generator circuit for EEPROMs with a power supply voltage below 2 V

✍ Sawada, K.; Sugawara, Y.; Masui, S. 📂 Article 📅 1995 🏛 Japan Soc. Applied Phys 🌐 English ⚖ 204 KB