✦ LIBER ✦

Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing

✍ Scribed by Jeng-Liang Tsai; Tsung-Hao Chen; Chen, C.C.-P.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Performance-driven routing tree construc

✍ Chang Qi; Gao-feng Wang 📂 Article 📅 2008 🏛 Chinese Electronic Periodical Services 🌐 English ⚖ 184 KB

Discrete Buffer and Wire Sizing for Link

✍ Samanta, Rupak; Hu, Jiang; Li, Peng 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 702 KB

An efficient routing tree construction a

✍ Dechu, S.; Shen, C.; Chu, C. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 407 KB

Power-optimal simultaneous buffer insert

✍ Ruiming Li; Dian Zhou; Jin Liu; Xuan Zeng 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 258 KB

Minimal buffer insertion in clock trees

✍ Tellez, G.E.; Sarrafzadeh, M. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 270 KB

[IEEE Proceedings of IEEE International

✍ Vandenberghe, ; Boyd, ; El Gamal, 📂 Article 📅 1997 🏛 IEEE ⚖ 781 KB