𝔖 Bobbio Scriptorium

✦ LIBER ✦

Yield analysis of reconfigurable array processors based on multiple-level redundancy

✍ Scribed by Chen, Y.-Y.; Upadhyaya, S.J.

Book ID: 119772070
Publisher: IEEE
Year: 1993
Tongue: English
Weight: 640 KB
Volume: 42
Category: Article
ISSN: 0018-9340
DOI: 10.1109/12.241602

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Reconfiguration of VLSI/WSI mesh array p

Reconfiguration of VLSI/WSI mesh array processors with two-level redundancy

✍ Wang, M.; Cutler, M.; Su, S.Y.H. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 836 KB

Analysis of Reconfigurable Multipliers f

Analysis of Reconfigurable Multipliers for Integer and Galois Field Multiplication based on High Speed Adders

✍ Divya Madhuri; Kedhareswarao; Ramesh Kumar; Madhavi Latha 📂 Article 📅 2012 🏛 Elsevier ⚖ 948 KB

[IEEE 2012 15th International Conference

[IEEE 2012 15th International Conference on Network-Based Information Systems (NBiS) - Melbourne, Australia (2012.09.26-2012.09.28)] 2012 15th International Conference on Network-Based Information Systems - Extension of Memory Controller Equipped with MuCCRA-3-DP: Dynamically Reconfigurable Processor Array

✍ Katagiri, Toru; Hironaka, Kazuei; Amano, Hideharu 📂 Article 📅 2012 🏛 IEEE ⚖ 542 KB

[IEEE Instruments (ICEMI) - Chengdu, Chi

[IEEE Instruments (ICEMI) - Chengdu, China (2011.08.16-2011.08.19)] IEEE 2011 10th International Conference on Electronic Measurement & Instruments - Design of data acquisition and analysis system for multiple channels and large-scale array FPA based on VI interface

✍ Wu Heran, ; Lv Jian, ; Zhou Yun, ; Zhang Ning, ; Jiang Yadong, 📂 Article 📅 2011 🏛 IEEE ⚖ 149 KB