✦ LIBER ✦

Yagi-type hardware neuron model with CMOS IC

✍ Scribed by Yoshifumi Sekine; Kiyoko Torita; Jun Matsuoka

Publisher: John Wiley and Sons
Year: 2002
Tongue: English
Weight: 118 KB
Volume: 85
Category: Article
ISSN: 8756-663X
DOI: 10.1002/ecjb.1096

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A pulse-type hardware bursting neuron mo

A pulse-type hardware bursting neuron model

✍ Katsutoshi Saeki; Yoshifumi Sekine; Kazuyuki Aihara 📂 Article 📅 2001 🏛 John Wiley and Sons 🌐 English ⚖ 215 KB

A number of studies have recently been made on hardware implementation of a neuron model for applications to information processing functions of neural networks. We previously proposed a pulse-type hardware neuron model composed of a negative resistance circuit, resistors, and capacitors. In this p

Pulse-type hardware chaotic neuron model

Pulse-type hardware chaotic neuron model and its bifurcation phenomena

✍ Kazutaka Someya; Hidekazu Shinozaki; Yoshifumi Sekine 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 186 KB

A number of studies have recently been made on hardware realization of a biological neuron for application of the information processing functions of biological neural networks to engineering problems. Especially, it is suggested that new information processing structures can be realized in artifici