✦ LIBER ✦

VLSI Sorting with Reduced Hardware

✍ Scribed by Ja'Ja', Joseph; Owens, Robert Michael

Book ID: 114606801
Publisher: IEEE
Year: 1984
Tongue: English
Weight: 958 KB
Volume: C-33
Category: Article
ISSN: 0018-9340
DOI: 10.1109/tc.1984.5009340

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Optimal VLSI sorting with reduced number

Optimal VLSI sorting with reduced number of processors

✍ Alnuweiri, H.M.; Prasanna Kumar, V.K. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 815 KB

SORTCHIP: a VLSI implementation of a har

SORTCHIP: a VLSI implementation of a hardware algorithm for continuous data sorting

✍ Colavita, A.A.; Cicuttin, A.; Fratnik, F.; Capello, G. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 232 KB

Systolic super summation with reduced ha

Systolic super summation with reduced hardware

✍ Cappello, P.R.; Miranker, W.L. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 413 KB

Dynamic pi-persistent protocol with redu

Dynamic pi-persistent protocol with reduced station hardware

✍ M. Hamdi; W.C. Ming 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 600 KB

The pi-persistent protocol has received a lot of attention from the research community and is considered to be a very suitable candidate for multiple-access communication over high-speed metropolitan area networks (MANS). The pi-persistent is a unit-capacity and distance-insensitive protocol. Furthe

Hardware-efficient FIR filters with redu

Hardware-efficient FIR filters with reduced adder step

✍ Maskell, D.L.; Liewo, J. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 59 KB

Rinda: a relational database processor w

Rinda: a relational database processor with hardware specialized for searching and sorting

✍ Inoue, U.; Satoh, T.; Hayami, H.; Takeda, H.; Nakamura, T.; Fukuoka, H. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 1005 KB