Functional and behavioral verification of correctness forms the bottleneck in current VLSI design systems. For economical reasons, design of VLSI circuits must be completely validated before manufacturing. Current VLSI validation is mainly done through extensive simulation. The emerging alternative
Vlsi Design Methods: International Workshop Proceedings
β Scribed by Luc J. M. Claesen
- Publisher
- Elsevier Science Ltd
- Year
- 1990
- Tongue
- English
- Leaves
- 423
- Category
- Library
No coin nor oath required. For personal study only.
β¦ Synopsis
Functional and behavioral verification of correctness forms the bottleneck in current VLSI design systems. For economical reasons, design of VLSI circuits must be completely validated before manufacturing. Current VLSI validation is mainly done through extensive simulation. The emerging alternative is based on formal design and verification methods that guarantee correctness. This book describes original work in all aspects of formal hardware design methods. Topics covered include high-level specification, hardware description languages, formal hardware verification methods, guided synthesis methods, correctness preserving transformations, use of theorem provers for verification, formal proof of correctness, MOS timing verification methods, design for verifiability, and practical experiences.
π SIMILAR VOLUMES
<p>Mathematical methods has been a dominant research path in computational vision leading to a number of areas like ?ltering, segmentation, motion analysis and stereo reconstruction. Within such a branch visual perception tasks can either be addressed through the introduction of application-driven g
<p>Mathematical methods has been a dominant research path in computational vision leading to a number of areas like ?ltering, segmentation, motion analysis and stereo reconstruction. Within such a branch visual perception tasks can either be addressed through the introduction of application-driven g