<p>Introduction The exponential scaling of feature sizes in semiconductor technologies has side-effects on layout optimization, related to effects such as interΒ connect delay, noise and crosstalk, signal integrity, parasitics effects, and power dissipation, that invalidate the assumptions that form
VLSI Circuit Layout: Theory and Design
β Scribed by Te Chiang Hu, Ernest S. Kuh
- Publisher
- IEEE
- Year
- 1985
- Tongue
- English
- Leaves
- 268
- Series
- IEEE Press Selected Reprint Series
- Category
- Library
No coin nor oath required. For personal study only.
π SIMILAR VOLUMES
<p>The Nato Advanced Study Institute on "Computer Design Aids for VLSI Circuits" was held from July 21 to August 1, 1980 at Sogesta, Urbino, Italy. Sixty-three carefully chosen profesΒ sionals were invited to participate in this institute together with 12 lecturers and 7 assistants. The 63 participa
This accessible, new reference work shows how and why RF energy is created within a printed circuit board and the manner in which propagation occurs. With lucid explanations, this book enables engineers to grasp both the fundamentals of EMC theory and signal integrity and the mitigation process need
This book seeks primarily to help engineers minimize harmful interference between components, circuits, and systems. These interferences include not only radiated and conducted radio frequency (RF) emissions, but also the influences of electrostatic discharge (ESD), electrical overstress (EOS), a