✦ LIBER ✦

VLSI circuit for programmable sorting

✍ Scribed by Fabio Ancona; Stefano Rovetta; Rodolfo Zunino

Book ID: 114288643
Publisher: Elsevier Science
Year: 1999
Tongue: English
Weight: 79 KB
Volume: 20
Category: Article
ISSN: 0920-5489
DOI: 10.1016/s0920-5489(99)90901-7

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A programmable VLSI retina for rough vis

A programmable VLSI retina for rough vision

✍ T. M. Bernard; P. E. Nguyen; F. J. Devos; B. Y. Zavidovique 📂 Article 📅 1993 🏛 Springer-Verlag 🌐 English ⚖ 981 KB

Interconnections technologies for VLSI c

Interconnections technologies for VLSI circuits

✍ Santi, Giorgio De 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 546 KB

Optimal interconnection circuits for VLS

Optimal interconnection circuits for VLSI

✍ Bakoglu, H.B.; Meindl, J.D. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 734 KB

Minimal-connectivity circuit for analogu

Minimal-connectivity circuit for analogue sorting

✍ Rovetta, S.; Zunino, R. 📂 Article 📅 1999 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 277 KB

Circuits for sorting electrical componen

Circuits for sorting electrical components

✍ V. A. Dvinskikh 📂 Article 📅 1960 🏛 Springer US 🌐 English ⚖ 432 KB

Delay fault models for VLSI circuits

✍ Irith Pomeranz; Sudhakar M Reddy 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 218 KB

State-of-the-art technologies for VLSI circuits give rise to various defect mechanisms that may cause a circuit to fail when operated at its designated speed of operation. Such defects are conventionally modeled by delay faults. In this paper, we review delay fault models used for circuits described