✦ LIBER ✦

VLSI architecture for a low-power video codec system

✍ Scribed by A. Chimienti; L. Fanucci; R. Locatelli; S. Saponara

Book ID: 108360827
Publisher: Elsevier Science
Year: 2002
Tongue: English
Weight: 426 KB
Volume: 33
Category: Article
ISSN: 0026-2692
DOI: 10.1016/s0026-2692(02)00009-5

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Reconfigurable Multi-Transform VLSI Ar

A Reconfigurable Multi-Transform VLSI Architecture Supporting Video Codec Design

✍ Kanwen Wang; Jialin Chen; Wei Cao; Ying Wang; Lingli Wang; Jiarong Tong 📂 Article 📅 2011 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 197 KB

Data-adaptive motion estimation algorith

Data-adaptive motion estimation algorithm and VLSI architecture design for low-power video systems

✍ Saponara, S.; Fanucci, L. 📂 Article 📅 2004 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 573 KB

A DSP architectural design for low bit-r

A DSP architectural design for low bit-rate motion video codec

✍ Murakami, T.; Kamizawa, K.; Kameyama, M.; Nakagawa, S.-I. 📂 Article 📅 1989 🏛 IEEE ⚖ 919 KB

A programmable video codec system for lo

A programmable video codec system for low-bit-rate communication

✍ Matsuo, M.; Fujimoto, H.; Kohashi, Y.; Toujima, M.; Yonezawa, T.; Kurohmaru, S.; 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 848 KB

A parametric VLSI architecture for video

A parametric VLSI architecture for video motion estimation

✍ L. Fanucci; S. Saponara; L. Bertini 📂 Article 📅 2001 🏛 Elsevier Science 🌐 English ⚖ 460 KB

This paper presents a VLSI macro-cell for the implementation of full-search (FS) motion estimation that is a key issue of various video processing and compression standards such as MPEG and H.263. Beyond the usual algorithm, advanced-prediction and static-priority options are supported to improve th

VLSI architecture for real-time image an

VLSI architecture for real-time image and video processing systems

✍ Philip Dang 📂 Article 📅 2006 🏛 Springer-Verlag 🌐 English ⚖ 154 KB