𝔖 Bobbio Scriptorium

✦ LIBER ✦

Via design rule consideration in multilayer maze routing algorithms

✍ Scribed by Jason Cong; Jie Fang; Kei-Yong Khoo

Book ID: 119778590
Publisher: IEEE
Year: 2000
Tongue: English
Weight: 309 KB
Volume: 19
Category: Article
ISSN: 0278-0070
DOI: 10.1109/43.828550

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A provably good multilayer topological p

A provably good multilayer topological planar routing algorithm in IC layout designs

✍ Cong, J.; Hossain, M.; Sherwani, N.A. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 832 KB

[IEEE 2013 18th Asia and South Pacific D

[IEEE 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC 2013) - Yokohama (2013.1.22-2013.1.25)] 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC) - A separation and minimum wire length constrained maze routing algorithm under nanometer wiring rules

✍ Fong-Yuan Chang, ; Ren-Song Tsay, ; Wai-Kei Mak, ; Sheng-Hsiung Chen, 📂 Article 📅 2013 🏛 IEEE ⚖ 441 KB

[IEEE 2012 4th Asia Symposium on Quality

[IEEE 2012 4th Asia Symposium on Quality Electronic Design (ASQED 2012) - Penang, Malaysia (2012.07.10-2012.07.11)] 2012 4th Asia Symposium on Quality Electronic Design (ASQED) - Decoupling capacitor placer algorithm with routing and area consideration in VLSI layout design

✍ Chee, Thomas Goh Fong; Seang, Jonathan Ong Yoong; Chun Keong Lee, 📂 Article 📅 2012 🏛 IEEE ⚖ 1021 KB