✦ LIBER ✦

Very large scale integrated CMOS buffer design

✍ Scribed by Rayapati Venkatapathi Naidu; S. Mahapatra

Publisher: Elsevier Science
Year: 1989
Tongue: English
Weight: 539 KB
Volume: 29
Category: Article
ISSN: 0026-2714
DOI: 10.1016/0026-2714(89)90027-9

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A unified design methodology for CMOS ta

A unified design methodology for CMOS tapered buffers : BRIAN S. CHERKAUER and EBY G. FRIEDMAN. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 3(1), 99 (March 1995)

📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 229 KB

4961005 Programmable neural circuit impl

4961005 Programmable neural circuit implementable in CMOS very large scale integration

📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 89 KB

An optical neural network stores optical transmission weightings as angularly and spatially distributed gratings within a phase conjugate mirror (PCM), the PCM using a stimulated process to generate a phase conjugated return beam without separate external pump mechanisms. An error signal is generate

Microlithography for very-large-scale in

Microlithography for very-large-scale integration

✍ A.N. Broers 📂 Article 📅 1982 🏛 Elsevier Science 🌐 English ⚖ 96 KB

Future very-large-scale integration tech

Future very-large-scale integration technology

✍ Masataka Hirose 📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 766 KB

Codeposited silicides in very-large-scal

Codeposited silicides in very-large-scale integration

✍ Shyam P. Murarka 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 889 KB

WSi2 interconnections for very-large-sca

WSi2 interconnections for very-large-scale integrated circuits

✍ K.C. Saraswat 📂 Article 📅 1981 🏛 Elsevier Science 🌐 English ⚖ 99 KB