<p>Knowledge-based (KB) technology is being applied to complex problem-solving and critical tasks in many application domains. Concerns have naturally arisen as to the dependability of knowledge-based systems (KBS). As with any software, attention to quality and safety must be paid throughout develo
Verification and Validation of Rule-Based Expert Systems
β Scribed by Suzanne Smith (Author); Abraham Kandel (Author)
- Publisher
- CRC Press
- Year
- 1993
- Leaves
- 216
- Edition
- 1
- Category
- Library
No coin nor oath required. For personal study only.
β¦ Synopsis
This book presents an innovative approach to verifying and validating rule-based expert systems. It features a complete set of techniques and tools that provide a more formal, objective, and automated means of carrying out verification and validation procedures. Many of the concepts behind these procedures have been adapted from conventional software, while others have required that new techniques or tools be created because of the uniqueness of rule-based expert systems. Verification and Validation of Rule-Based Expert Systems is a valuable reference for electrical engineers, software engineers, artificial intelligence experts, and computer scientists involved with object-oriented development, expert systems, and programming languages.
β¦ Table of Contents
Introduction. The Production of Quality Software. Conventional Software Development. The Production of Quality Expert Systems. Expert System Development. Issues and Recommendations in Expert System Verification and Validation. Validation Prototype-SAVES. Conclusions. Appendices. References.
β¦ Subjects
Computer Science;Computer Engineering;Engineering & Technology;Electrical & Electronic Engineering;Electrical Engineering Communications;Intelligent Systems
π SIMILAR VOLUMES
<p>Despite its increasing importance, the verification and validation of the human-machine interface is perhaps the most overlooked aspect of system development. Although much has been written about the design and developmentprocess, very little organized information is available on how to verifyand
<p><p>This book describes a wide variety of System-on-Chip (SoC) security threats and vulnerabilities, as well as their sources, in each stage of a design life cycle. The authors discuss a wide variety of state-of-the-art security verification and validation approaches such as formal methods and sid
Systems' Verification Validation and Testing (VVT) are carried out throughout systems' lifetimes. Notably, quality-cost expended on performing VVT activities and correcting system defects consumes about half of the overall engineering cost. Verification, Validation and Testing of Engineered Systems