✦ LIBER ✦

Verification and validation of hierarchical CMOS gate array layouts

✍ Scribed by Michael Payer

Publisher: Elsevier Science
Year: 1987
Weight: 569 KB
Volume: 21
Category: Article
ISSN: 0165-6074
DOI: 10.1016/0165-6074(87)90076-7

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

On the role of hierarchic spaces and mod

On the role of hierarchic spaces and models in verification and validation

✍ Barna A. Szabó; Ricardo L. Actis 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 789 KB

An overview of the general considerations underlying the selection of mathematical models and the methods used for estimation and control of the associated errors and the requisite technical capabilities are presented. An example that illustrates the main points of the paper is presented.

Validation of array accesses: integratio

Validation of array accesses: integration of flow analysis and program verification techniques

✍ Raymond W. Lo; Karl N. Levitt; Ronald A. Olsson 📂 Article 📅 1997 🏛 John Wiley and Sons 🌐 English ⚖ 165 KB

A program that accesses an out-of-bound array element can cause unexpected behaviour that is unacceptable to safety-critical or security-critical systems. Two traditional compile-time approaches to array bound checking are flow analysis and program verification. This paper presents a new approach, I