𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Utilization of process TEG for fabrication of HTS circuits

✍ Scribed by T. Hato; Y. Okada; M. Maruyama; H. Suzuki; H. Wakana; S. Adachi; U. Kawabe; K. Tanabe

Book ID
103889711
Publisher
Elsevier Science
Year
2006
Tongue
English
Weight
495 KB
Volume
445-448
Category
Article
ISSN
0921-4534

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

Fabrication and operation of HTS SFQ log
Fabrication and operation of HTS SFQ logic circuits
✍ K. Tsubone; Y. Tarutani; H. Wakana; S. Adachi; Y. Ishimaru; Y. Oshikubo; O. Hori πŸ“‚ Article πŸ“… 2007 πŸ› Elsevier Science 🌐 English βš– 537 KB
Fabrication of HTS long-JTL circuits on
Fabrication of HTS long-JTL circuits on La–YBCO ground plane
✍ H. Wakana; Y. Tarutani; S. Adachi; Y. Ishimaru; K. Nakayama; K. Tanabe πŸ“‚ Article πŸ“… 2005 πŸ› Elsevier Science 🌐 English βš– 209 KB

We have fabricated high-temperature superconducting (HTS) long Josephson transmission line (JTL) circuits based on a multilayer structure. The JTL is composed of La 0.2 -Y 0.9 Ba 1.9 Cu 3 O x (La-YBCO) ground plane and base-electrode layers, a La 0.2 -Yb 0.9 Ba 1.9 Cu 3 O x (La-YbBCO) counter-electr