✦ LIBER ✦

Traffic considerations for the design of ATM switch architectures

✍ Scribed by S. Rao; F. Volery; M. Potts; M. Riese

Publisher: Springer US
Year: 1996
Tongue: English
Weight: 599 KB
Volume: 5
Category: Article
ISSN: 1018-4864
DOI: 10.1007/bf02109730

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

The barrel switch: An ATM switch archite

The barrel switch: An ATM switch architecture for high-speed switching

✍ Yasuro Shobatake 📂 Article 📅 1994 🏛 John Wiley and Sons 🌐 English ⚖ 769 KB

Design of survivable WDM networks for ca

Design of survivable WDM networks for carrying ATM traffic

✍ N. Sreenath; P. Phanibhushan Rao; G. Mohan; C. Siva Ram Murthy 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 330 KB

Wavelength-division multiplexed networks using wavelength-routing are considered to be potential candidates for the next generation of wide-area backbone networks. In these networks, messages are carried in all-optical form using lightpaths. ATM is a widespread architecture and it is natural to exte

On the design of an ATM interface with f

On the design of an ATM interface with facilities for traffic monitoring and generation

✍ Gerald Tripp 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 290 KB

This paper describes the design of an asynchronous transfer mode (ATM) network interface with additional facilities to allow it also to act as both a traffic monitor and traffic source. High resolution timing is provided to enable all received cells to be time stamped on arrival and the information

Design and architecture of a new space p

Design and architecture of a new space priority mechanism for ATM network nodes

✍ Marc Lemercier; Guy Pujolle 📂 Article 📅 1995 🏛 Springer US 🌐 English ⚖ 853 KB

ON IMPROVING THE DESIGN OF AN ATM SWITCH

ON IMPROVING THE DESIGN OF AN ATM SWITCH BASED ON INPUT–OUTPUT BUFFERS

✍ G. KBAR; W. DEWAR 📂 Article 📅 1996 🏛 John Wiley and Sons 🌐 English ⚖ 915 KB

We describe the development and analysis of an asynchronous transfer mode (ATM) switch architecture based on input-output buffers, a sort-Banyan network and a feedback acknowledgement (ACK) signal to be sent to the input unit. This is an input-buffer and output-buffer type of switch but with the dif

Real-Time Considerations in the Design o

Real-Time Considerations in the Design of the Image Understanding Architecture

✍ Charles C Weems Jr. 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 263 KB

## Real-Time Considerations in the Design of the Image Understanding Architecture he Image Understanding Architecture (IUA) is a tightly coupled heterogeneous parallel processor that has been specifically designed for real-time knowledge-based machine vision applications. In Tpar ticular, the seco