✦ LIBER ✦

Throughput analysis of pipelined protocol processors

✍ Scribed by Mario Cardona; Shigeo Tsuji; Tadashi Satake

Publisher: John Wiley and Sons
Year: 1994
Tongue: English
Weight: 812 KB
Volume: 77
Category: Article
ISSN: 8756-6621
DOI: 10.1002/ecja.4410770408

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A bound analysis of scheduling instructi

A bound analysis of scheduling instructions on pipelined processors with a maximal delay of one cycle

✍ Hong-Chich Chou; Chung-Ping Chung 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 660 KB

Throughput analysis of a transport proto

Throughput analysis of a transport protocol in an FDDI network

✍ Yutaka Ishibashi; Mitsuru Maruyama; Hideki Sakamoto 📂 Article 📅 1995 🏛 John Wiley and Sons 🌐 English ⚖ 791 KB

Some problems of exploiting a pipeline p

Some problems of exploiting a pipeline processor

✍ J.J. Modi; J.S. Rollett 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 212 KB

Performance of a network protocol proces

Performance of a network protocol processor

✍ KM Lye; L Chan; KC Chua 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 461 KB

An analysis about increasable latch over

An analysis about increasable latch overhead time for processor pipeline depth increase

✍ Hidetaka Magoshi; Kazuaki Murakami 📂 Article 📅 2005 🏛 John Wiley and Sons 🌐 English ⚖ 677 KB

Throughput analysis of HDLC-based data l

Throughput analysis of HDLC-based data link protocols in a bridged network

✍ Takashi Ikegawa; Kota Motomura 📂 Article 📅 1992 🏛 John Wiley and Sons 🌐 English ⚖ 944 KB

This paper presents an approximate analysis of the maximum throughput of an HDLC-based data link protocol for a bridged network. To model an end-to-end data link connection, which is connected across multiple transmission lines and bridge processors, a specific server, denoted as a bottleneck server