𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Threshold logic network synthesis with specific threshold-gate sensitivities

✍ Scribed by Hurst, S.L.

Book ID
119749095
Publisher
Institution of Electrical Engineers
Year
1972
Weight
627 KB
Volume
42
Category
Article
ISSN
0033-7722

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

Synthesis of Error Correcting Threshold
Synthesis of Error Correcting Threshold Gate Networks
✍ J.D. Bargainer; C.L. Coates πŸ“‚ Article πŸ“… 1969 πŸ› Elsevier Science 🌐 English βš– 896 KB

Methods are presented for designing threshold gate networks with error-correcting capabilities. The particular method presented is an extension of the tree method for realizing a Boolean junction. A primary realization is a realization for some junction on the tree such that either the separating j

Computing with truly asynchronous thresh
Computing with truly asynchronous threshold logic networks
✍ Pekka Orponen πŸ“‚ Article πŸ“… 1997 πŸ› Elsevier Science 🌐 English βš– 946 KB

We present simulation mechanisms by which any network of threshold logic units with either symmetric or asymmetric interunit connections (i.e. a symmetric or asymmetric "Hopfield net") can be simulated on a network of the same type, but without any a priori constraints on the order of updates of the