✦ LIBER ✦

The pipeline bus: An interconnection network for multiprocessor systems

✍ Scribed by Bernd Franke; Ralf Harneit; Axel Kern; Hans Christoph Zeidler

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

The search for an optimal multiprocessor

✍ Witold Dzwinel 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 250 KB

A high performance interconnection netwo

✍ Hong Shen 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 418 KB

An interconnect bus to link VME multipro

✍ E. Pietarinen; A. Miotto; D. Pascoli; P. Rossi 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 396 KB

Multistage ring network: An interconnect

✍ Dongho Yoo; Inyoung Park; Seung Ryoul Maeng 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 541 KB

An interconnection architecture for netw

✍ S. Suboh; M. Bakhouya; J. Gaber; T. El-Ghazawi 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 590 KB

Reconfigurable mesh-based inter-chip opt

✍ Zhihua Yu; Fengguang Luo; Bin LI; Weilin Zhou; Liangjia Zong; Qing Tao 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 840 KB