✦ LIBER ✦

The design of a universal automatic circuit tester, and its application to mass-production testing

✍ Scribed by Williams, R.C.G.; Marshall, J.E.; Bissmire, H.G.T.; Crawley, J.W.

Book ID: 119740945
Publisher: Institution of Electrical Engineers
Year: 1947
Weight: 1013 KB
Volume: 94
Category: Article
ISSN: 2054-0604
DOI: 10.1049/ji-3-2.1947.0004

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

The design of a universal automatic circ

The design of a universal automatic circuit tester and its application to mass-production testing

✍ Williams, R.C.G.; Marshall, J.E.; Bissmire, H.G.T.; Crawley, J.W. 📂 Article 📅 1947 🏛 Institution of Electrical Engineers ⚖ 345 KB

Universal TSC module and its application

Universal TSC module and its application to the design of TSC circuits

✍ S. Pagey; A.J. Al-Khalili 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 927 KB

In this paper, we present a universal totally self-checking (TSC) module and show that it can be used as a TSC AND, OR, NAND or NOR gate by performing appropriate routing at its input and/or output. We use the tworail code to encode the signals and consider the multiple unidirectional stuck-at-fault

A novel dialysis fermentor design and it

A novel dialysis fermentor design and its application to the production of a cytotoxin fromPasteurella haemolytica

✍ M. E. Himmel; P. J. Walker; L. H. Lauerman; P. G. Squire 📂 Article 📅 1982 🏛 Springer Netherlands 🌐 English ⚖ 385 KB

A joint field/circuit model of line-to-r

A joint field/circuit model of line-to-ring coupling structures and its application to the design of microstrip dual-mode filters and ring resonator circuits

✍ Lei Zhu; Ke Wu 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 280 KB

A maximum likelihood estimator for bedro

A maximum likelihood estimator for bedrock fracture transmissivities and its application to the analysis and design of borehole hydraulic tests

✍ West, Anthony C. F.; Novakowski, Kent S.; Gazor, Saeed 📂 Article 📅 2006 🏛 American Geophysical Union 🌐 English ⚖ 832 KB

A gm/ID based methodology for the design

A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA

✍ Silveira, F.; Flandre, D.; Jespers, P.G.A. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 647 KB