✦ LIBER ✦

Systolic digit-serial multiplier

✍ Scribed by Ashur, A.S.; Ibrahim, M.K.; Aggoun, A.

Book ID: 114447521
Publisher: The Institution of Electrical Engineers
Year: 1996
Tongue: English
Weight: 680 KB
Volume: 143
Category: Article
ISSN: 1350-2409
DOI: 10.1049/ip-cds:19960171

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Digit-serial-in-serial-out systolic mult

Digit-serial-in-serial-out systolic multiplier for Montgomery algorithm

✍ Keon-Jik Lee; Kee-Won Kim; Kee-Young Yoo 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 223 KB

This paper proposes a systematic design of a digit-serial-in-serial-out systolic multiplier for the efficient implementation of the Montgomery algorithm in an RSA cryptosystem. For processing speed, the proposed multiplier can also accommodate bitlevel pipelining, thereby achieving sample speeds com

Digit-serial systolic multiplier for fin

Digit-serial systolic multiplier for finite fields GF(2m)

✍ Guo, J.-H.; Wang, C.-L. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 598 KB

Systolic dual basis serial multiplier

✍ Wozniak, J. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 497 KB

A Fast 1-D Serial-Parallel Systolic Mult

A Fast 1-D Serial-Parallel Systolic Multiplier

✍ I-Chen wu 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 846 KB

A dual basis bit-serial systolic multipl

A dual basis bit-serial systolic multiplier for GF(2m)

✍ S.T.J. Fenn; D. Taylor; M. Benaissa 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 539 KB

VLSI systolic multiplier and adder for d

VLSI systolic multiplier and adder for digital signal processing

✍ Shin-Wen Lee; Wen-Shing Hsu 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 471 KB