System performance of low-bias parallel modulators
β Scribed by Jerry C. Chen
- Publisher
- John Wiley and Sons
- Year
- 1999
- Tongue
- English
- Weight
- 106 KB
- Volume
- 21
- Category
- Article
- ISSN
- 0895-2477
No coin nor oath required. For personal study only.
β¦ Synopsis
Analog communication links, using a parallel combination of low-bias modulators, are studied. These no¨el modulators exhibit impro¨ed RIN and phase-bias insensiti¨ity, compared to regular lowbiased modulators. Under certain biasing, regular modulators are more power efficient.
π SIMILAR VOLUMES
There are several metrics that characterize the performance of a parallel system, such as parallel execution time, speedup, and efficiency. A number of properties of these metrics have been studied. For example, it is a well known fact that given a parallel architecture and a problem of a fixed size
We have proposed a distributed-memory parallel production system, named CPPS. CPPS divides PEs into several virtual clusters, and uses two load balancing strategies for high-speed inference: hash-based for the intercluster case and demand-driven for the intracluster case. A software cache method is