✦ LIBER ✦

Synthesis of Timed Circuits Based on Decomposition

✍ Scribed by Yoneda, T.; Myers, C.J.

Book ID: 118698504
Publisher: IEEE
Year: 2007
Tongue: English
Weight: 509 KB
Volume: 26
Category: Article
ISSN: 0278-0070
DOI: 10.1109/tcad.2006.888269

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Modular Synthesis of Timed Circuits usin

Modular Synthesis of Timed Circuits using Partial Orders on LPNs

✍ Eric G. Mercer; Chris J. Myers; Tomohiro Yoneda; Hao Zheng 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 252 KB

Timed Semantics of Message Sequence Char

Timed Semantics of Message Sequence Charts Based on Timed Automata

✍ Philipp Lucas 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 282 KB

Control synthesis of timed discrete even

Control synthesis of timed discrete event systems based on predicate invariance

✍ Haoxun Chen; Hanisch, H.-M. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 315 KB

Modeling switched circuits based on wave

Modeling switched circuits based on wavelet decomposition and neural networks

✍ Davut Hanbay; Ibrahim Turkoglu; Yakup Demir 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 329 KB

Multi-level logic synthesis based on dec

Multi-level logic synthesis based on decomposition

✍ Tadeusz Łuba 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 820 KB

Structured fault tree synthesis based on

Structured fault tree synthesis based on system decomposition

✍ Yue-Lung Cheng; John Yuan 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 733 KB

The purpose of this article is to explain how to decompose a system so that its fault trees can be synthesized more efficiently and in a structured and recursive manner. Under such a decomposition, modules such as control/trip loops will be regarded as dummy units at first so that the system size ca