✦ LIBER ✦

Synthesis-for-Testability Watermarking for Field Authentication of VLSI Intellectual Property

✍ Scribed by Chip-Hong Chang, ;Aijiao Cui,

Book ID: 121287786
Publisher: Institute of Electrical and Electronics Engineers
Year: 2010
Tongue: English
Weight: 895 KB
Volume: 57
Category: Article
ISSN: 1549-8328
DOI: 10.1109/TCSI.2009.2035415

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Publicly detectable watermarking for int

Publicly detectable watermarking for intellectual property authentication in VLSI design

✍ Gang Qu 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 342 KB

Multimedia Security:: Steganography and

Multimedia Security:: Steganography and Digital Watermarking Techniques for Protection of Intellectual Property

✍ Chun-Shien Lu 📂 Library 📅 2004 🏛 Idea Group Publishing 🌐 English ⚖ 5 MB

Multimedia security has become a major research topic, yielding numerous academic papers in addition to many watermarking-related companies. In this emerging area, there are many challenging research issues that deserve sustained studying towards an effective and practical system. Multimedia Securit

Efficient VLSI implementations of fast m

Efficient VLSI implementations of fast multiplierless approximated DCT using parameterized hardware modules for silicon intellectual property design

✍ Shen-Fu Hsiao, ; Yu Hen Hu, ; Juang, T.-B.; Chung-Han Lee, 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 882 KB

[IEEE Comput. Soc. Press 13th IEEE VLSI

[IEEE Comput. Soc. Press 13th IEEE VLSI Test Symposium - Princeton, NJ, USA (30 April-3 May 1995)] Proceedings 13th IEEE VLSI Test Symposium - Testability metrics for synthesis of self-testable designs and effective test plans

✍ Vahidi, K.; Orailoglu, A. 📂 Article 📅 1995 🏛 IEEE Comput. Soc. Press ⚖ 647 KB

[IEEE Comput. Soc 14th International Con

[IEEE Comput. Soc 14th International Conference on VLSI Design - Bangalore, India (3-7 Jan. 2001)] VLSI Design 2001. Fourteenth International Conference on VLSI Design - Synthesis of system-on-a-chip for testability

✍ Ravi, S.; Jha, N.K. 📂 Article 📅 2001 🏛 IEEE Comput. Soc ⚖ 942 KB

[IEEE Comput. Soc. Press Sixth Great Lak

[IEEE Comput. Soc. Press Sixth Great Lakes Symposium on VLSI - Ames, IA, USA (22-23 March 1996)] Proceedings of the Sixth Great Lakes Symposium on VLSI - Logic synthesis for testability

✍ Chien-Chung Tsai, ; Marek-Sadowska, M. 📂 Article 📅 1996 🏛 IEEE ⚖ 488 KB