✦ LIBER ✦
Switch bound allocation for maximizing routability in timing-driven routing of FPGA's
✍ Scribed by Kai Zhu; Wong, D.F.
- Book ID
- 119778318
- Publisher
- IEEE
- Year
- 1998
- Tongue
- English
- Weight
- 308 KB
- Volume
- 17
- Category
- Article
- ISSN
- 0278-0070
No coin nor oath required. For personal study only.