✦ LIBER ✦

Statistical analysis of crosstalk-induced errors for on-chip interconnects

✍ Scribed by Halak, B.; Yakovlev, A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Test methods for crosstalk-induced delay

✍ Bengtsson, T.; Kumar, S.; Ubar, R.-J.; Jutman, A.; Peng, Z. 📂 Article 📅 2008 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 370 KB

Analytical Crosstalk Modelling of On-Chi

✍ V. Maheshwari; Suvra Mukherjee; R. Kar; D. Mandal; A.K. Bhattacharjee 📂 Article 📅 2012 🏛 Elsevier ⚖ 701 KB

Analysis of on-chip inductance effects f

✍ Banerjee, K.; Mehrotra, A. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 405 KB

New physical techniques for IC functiona

✍ Christian Boit 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 618 KB

CMOS design and analysis of low-voltage

✍ José C. García; Juan A. Montiel-Nelson; Saeid Nooshabadi 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 688 KB

Analysis of the Pareto Model for Error S

✍ Sussman, S. 📂 Article 📅 1963 🏛 IEEE 🌐 English ⚖ 679 KB