✦ LIBER ✦

Statistical Analyses of Digital Phase-Locked Loops with Time Delay

✍ Scribed by Koizumi, T.; Miyakawa, H.

Book ID: 127019855
Publisher: IEEE
Year: 1977
Tongue: English
Weight: 501 KB
Volume: 25
Category: Article
ISSN: 0090-6778
DOI: 10.1109/tcom.1977.1093878

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Analytical and numerical investigations

Analytical and numerical investigations of the phase-locked loop with time delay

✍ Schanz, Michael; Pelster, Axel 📂 Article 📅 2003 🏛 The American Physical Society 🌐 English ⚖ 184 KB

Low-power, wide-range time-to-digital co

Low-power, wide-range time-to-digital converter for all digital phase-locked loops

✍ Kim, S.-W.; Kwon, C.-K.; Hwang, I.-C.; Jeong, C.-H.; Kim, H. 📂 Article 📅 2013 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 412 KB

FPGA implementation of self organizing m

FPGA implementation of self organizing map with digital phase locked loops

✍ Hiroomi Hikawa 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 249 KB

The self-organizing map (SOM) has found applicability in a wide range of application areas. Recently new SOM hardware with phase modulated pulse signal and digital phase-locked loops (DPLLs) has been proposed (Hikawa, 2005). The system uses the DPLL as a computing element since the operation of the

Statistical analysis of zero-crossing sa

Statistical analysis of zero-crossing sampling digital fading phase-locked loops (Ph.D. Thesis abstr.)

✍ Varanasi, S. 📂 Article 📅 1981 🏛 IEEE 🌐 English ⚖ 176 KB

On the differential nonlinearity of time

On the differential nonlinearity of time-to-digital converters based on delay-locked-loop delay lines

✍ Baronti, F.; Fanucci, L.; Lunardini, D.; Roncella, R.; Saletti, R. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 197 KB

The design of an all-digital phase-locke

The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock

✍ Jen-Shiun Chiang, ; Kuang-Yuan Chen 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 179 KB