✦ LIBER ✦

Specification of synchronous sequential circuits using SDL and ObjectGEODE

✍ Scribed by Tatjana Kapus

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

FPGA-based fault emulation of synchronou

✍ P. Ellervee; J. Raik; K. Tammemae; R.-J. Ubar 📂 Article 📅 2007 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 288 KB

Testable synthesis of synchronous sequen

✍ Kim, S.-H.; Choi, H.-Y.; Kim, K. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 510 KB

Synchronous derived clock and synthesis

✍ Xunwei Wu; Wu Qing; Pedram Massoud 📂 Article 📅 1999 🏛 SP Science Press 🌐 English ⚖ 368 KB

Primary input cones based on test sequen

✍ Pomeranz, I.; Reddy, S.M. 📂 Article 📅 2011 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 171 KB

On the Use of Functional Test Generation

✍ Irith Pomeranz; Sudhakar M. Reddy 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 223 KB

Circuits and performance of controlled r

✍ Hiroshi Kazuno; Noriaki Kiyohiro 📂 Article 📅 1979 🏛 John Wiley and Sons 🌐 English ⚖ 429 KB