✦ LIBER ✦

Simultaneous routing and buffering in SOC floorplan design

✍ Scribed by Fang, J.P.; Tong, Y.-S.; Chen, S.J.

Book ID: 114448578
Publisher: The Institution of Electrical Engineers
Year: 2004
Tongue: English
Weight: 522 KB
Volume: 151
Category: Article
ISSN: 1350-2387
DOI: 10.1049/ip-cdt:20040072

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Simultaneous power supply planning and n

Simultaneous power supply planning and noise avoidance in floorplan design

✍ Hung-Ming Chen; Li-Da Huang; I-Min Liu; Wong, M.D.F. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 548 KB

Simultaneous routing and buffer insertio

Simultaneous routing and buffer insertion with restrictions on buffer locations

✍ Hai Zhou; Wong, D.F.; I-Min Liu; Aziz, A. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 275 KB

Hierarchical detailed floorplanning with

Hierarchical detailed floorplanning with global routing in VLSI layout design

✍ Michiroh Ohmura; Shin'Ichi Wakabayashi; Jun'Ichi Miyao; Noriyoshi Yoshida 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 888 KB

Comparative floorplan-analysis in progra

Comparative floorplan-analysis in programming and architectural design

✍ Theo J.M. van der Voordt; Dick Vrielink; Herman B.R. van Wegen 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 998 KB

Every floorplan may be regarded as a reflection of the goals and activities of the users as interpreted by the architect. By comparing a wide range of building layouts for similar organizations one may achieve a good understanding of the ways in which goals and values can be expressed in spatial sol

Simultaneous Shield and Buffer Insertion

Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing

✍ Tianpei Zhang; S. Sapatnekar 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 642 KB

Simultaneous switching noise analysis an

Simultaneous switching noise analysis and low-bounce buffer design

✍ Jou, S.-J.; Cheng, W.-C.; Lin, Y.-T. 📂 Article 📅 2001 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 781 KB