✦ LIBER ✦

Simulation of neural network digital adder and multiplier

✍ Scribed by Ken-Ichiro Sakai; Mititada Morisue; Hideyuki Koinuma

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

VLSI systolic multiplier and adder for d

✍ Shin-Wen Lee; Wen-Shing Hsu 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 471 KB

Mixed analog/digital matrix-vector multi

✍ Torsten Lehmann; Erik Bruun; Casper Dietrich 📂 Article 📅 1996 🏛 Springer 🌐 English ⚖ 797 KB

Neural network implementation of a binar

✍ Ho-sun Jeong 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 87 KB

Adder errors versus multiplier errors in

✍ Martinelli, G.; Orlandi, G.; Salerno, M. 📂 Article 📅 1976 🏛 Institution of Electrical Engineers ⚖ 643 KB

Design of Low Power Digital Multiplier U

✍ L. Raja; B.M. Prabhu; K. Thanushkodi 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 473 KB

Boolean neural network realization of an

✍ H. Singh; H. Singh Bawa; L. Anneberg 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 188 KB