✦ LIBER ✦

Simulated fault injection: a methodology to evaluate fault tolerant microprocessor architectures

✍ Scribed by Choi, G.S.; Iyer, R.K.; Carreno, V.A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Simulated fault injection: a methodology

📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 131 KB

TRSTR: A fault-tolerant microprocessor a

✍ Yang Hua; Cui Gang; Yang Xiao-zong 📂 Article 📅 2005 🏛 Wuhan University 🌐 English ⚖ 590 KB

A synthesis approach to design optimally

✍ Sengupta, A.; Joshi, P.D.; Bandyopadhyay, S. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 825 KB

Interfacing VME-bus to a fault-tolerant

✍ J.P.C. van Gennip 📂 Article 📅 1986 🏛 Elsevier Science ⚖ 422 KB

Using rainbow net simulation to measure

✍ Allen M. Johnson Jr.; Michael A. Schoenfelder; David J. Lebold 📂 Article 📅 1993 🏛 John Wiley and Sons 🌐 English ⚖ 825 KB

A New Partial Reconfiguration-Based Faul

✍ Sterpone, L.; Violante, M. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 145 KB