𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Scalable shared memory LTL model checking

✍ Scribed by J. Barnat; L. Brim; P. Ročkai


Publisher
Springer
Year
2010
Tongue
English
Weight
622 KB
Volume
12
Category
Article
ISSN
1433-2779

No coin nor oath required. For personal study only.


📜 SIMILAR VOLUMES


Flash memory efficient LTL model checkin
✍ S. Edelkamp; D. Sulewski; J. Barnat; L. Brim; P. Šimeček 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 459 KB
A Scalable Distributed Shared Memory Arc
✍ S. Krishnamoorthy; A. Choudhary 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 736 KB

Scalability of a multiprocessor architecture depends on its ability to manage interconnection network latency with increasing number of processors. Interconnection network latency can be minimized by reducing the distance traversed by a message in terms of number of nodes and wire lengths. Scalabili